HC05V7GRSSLASHD datasheet(73/170 Pages) NXP

73 / 170 page

SECTION 8: LOW-POWER MODES

Page 59

MC68HC05V7 Specification Rev. 1.0

Figure 8-2:

STOP/WAIT Flowcharts

8.1.2

WAIT INSTRUCTION

The WAIT instruction places the MCU in a low-power mode, which consumes more power

than the STOP Mode. In the WAIT Mode the internal processor clock is halted, suspending

all processor and internal bus activity. Internal timer clocks remain active, permitting

interrupts to be generated from the timer or a reset to be generated from the COP

Watchdog Timer. Execution of the WAIT instruction automatically clears the I-bit in the

Condition Code Register. All other registers, memory, and input/output lines remain in their

previous states.

MDLC

Bus

Edge?

Fetch Reset Vector

Service Interrupt

Stack

Set I-Bit

Vector to Interrupt Routine

WAIT

STOP Mask

Option En-

abled?

External

RESET?

IRQ

External

Interrupt?

Stop External Oscillator,

Stop Internal Timer Clock,

and Reset Startup Delay

Restart External Oscillator,

and Stabilization Delay

Stop Internal Processor Clock,

Clear I-Bit in CCR,

End

of Startup

Delay

IRQ

External

Interrupt?

External Oscillator Active,

and Internal

Timer Clock Active

Restart

Internal Processor Clock

Stop Internal Processor Clock,

Clear I-Bit in CCR,

TIMER

Internal

Interrupt?

External

RESET?

STOP

MDLC

Bus

Edge?

Port A

or C Falling

Edge?

Port A

or C Falling

Edge?

Reset Chip

Freescale Semiconductor, Inc.

For More Information On This Product,

Go to: www.freescale.com

HC05V7GRS/D Scheda tecnica(PDF) 73 Page - NXP Semiconductors

HC05V7GRS/D Scheda tecnica(HTML) 73 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Scheda tecnica Scarica

Link URL