HC05V7GRSSLASHD datasheet(135/170 Pages) NXP

135 / 170 page

SECTION 15: MESSAGE DATA LINK CONTROLLER

Page 121

MC68HC05V7 Specification Rev. 1.0

15.5.4.10

Valid SOF Symbol

If the active to passive transition beginning the next data bit or symbol occurs between

and

d, the current symbol would be considered a valid SOF symbol. See Figure 15-14(4).

15.5.4.11

Valid BREAK Symbol

If the next active to passive transition does not occur until after

d, the current symbol will

be considered a valid BREAK symbol. Following the BREAK symbol, an IFS period must

be observed, after which normal communication can resume on the J1805 bus. See Figure

15-14(5).

15.5.5

MESSAGE ARBITRATION

Message arbitration on the J1850 bus is accomplished in a non-destructive manner,

allowing the message with the highest priority to be transmitted, while any transmitters

which lose arbitration simply stop transmitting and wait for an idle bus to begin transmitting

again.

If the MDLC wishes to transmit onto the J1850 bus, but detects that another message is in

progress, it must wait until the bus is idle. However, if multiple nodes begin to transmit in

the same synchronization window, message arbitration will occur beginning with the first bit

after the SOF symbol and continue with each bit thereafter.

The VPW symbols and J1850 bus electrical characteristics are carefully chosen so that a

logic zero (active or passive type) will always dominate over a logic one (active or passive

type) simultaneously transmitted. Hence logic zeroes are said to be ’dominant’ and logic

ones are said to be ’recessive’. Whenever a node detects a dominant bit when it transmits

a recessive bit, it loses arbitration, and immediately stops transmitting. This is known as

’bitwise arbitration’.

Figure 15-15:

J1850 VPW Bitwise Arbitration

Transmitter A

Transmitter B

J1850 Bus

SOF

Data

Bit 1

Data

Bit 4

Data

Bit 5

"0"

Transmitter A detects

an active state on

the bus, and stops

transmitting

Transmitter B wins

Passive

Active

Passive

Active

Passive

Active

"0"

"1"

Data

Bit 2

"1"

Data

Bit 3

"0"

"1"

arbitration and

continues

transmitting

Freescale Semiconductor, Inc.

For More Information On This Product,

Go to: www.freescale.com

HC05V7GRS/D Scheda tecnica(PDF) 135 Page - NXP Semiconductors

HC05V7GRS/D Scheda tecnica(HTML) 135 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Scheda tecnica Scarica

Link URL