Motore di ricerca datesheet componenti elettronici
  Italian  ▼
ALLDATASHEETIT.COM

X  

HC05V7GRS/D Scheda tecnica(PDF) 112 Page - NXP Semiconductors

Il numero della parte HC05V7GRS/D
Spiegazioni elettronici  Low cost, HC05 Core
PDF  170 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Produttore elettronici  NXP [NXP Semiconductors]
Homepage  http://www.nxp.com
Logo NXP - NXP Semiconductors

HC05V7GRS/D Scheda tecnica(HTML) 112 Page - NXP Semiconductors

Back Button HC05V7GRS/D Datasheet HTML 108Page - NXP Semiconductors HC05V7GRS/D Datasheet HTML 109Page - NXP Semiconductors HC05V7GRS/D Datasheet HTML 110Page - NXP Semiconductors HC05V7GRS/D Datasheet HTML 111Page - NXP Semiconductors HC05V7GRS/D Datasheet HTML 112Page - NXP Semiconductors HC05V7GRS/D Datasheet HTML 113Page - NXP Semiconductors HC05V7GRS/D Datasheet HTML 114Page - NXP Semiconductors HC05V7GRS/D Datasheet HTML 115Page - NXP Semiconductors HC05V7GRS/D Datasheet HTML 116Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 112 / 170 page
background image
SECTION 15: MESSAGE DATA LINK CONTROLLER
Page 98
MC68HC05V7 Specification Rev. 1.0
15.2.2.3
R1, R0 - Rate Select
These bits determine the operating frequency of the MDLC.
The nominal frequency (fmdlc) of the MUX Interface clock must always be 1.048576 MHz
in order for J1850 bus communication to take place. Therefore, the value programmed into
these bits is dependant upon the chosen MCU system clock frequency per the following
table.
In the case of R1=R0=0, the oscillator clock is used instead of E clock.
The case of R1=R0=1 must not be selected for the MC68HC05V7 and MC68HC705V8.
15.2.2.4
IE - Interrupt Enable
This bit determines whether the MDLC will generate CPU interrupt requests in the Run
mode. Clearing the IE bit will not prevent CPU interrupt requests when exiting the MDLC
Stop or MDLC Wait modes.
When set, the MDLC will generate CPU interrupt requests. Interrupt requests will be
maintained until all of the interrupt request sources are cleared, by performing the specified
actions upon the MDLC registers.
When clear, the MDLC will not generate CPU interrupt requests. Interrupts that were
pending at the time that this bit is cleared may be lost.
15.2.2.5
WCM - Wait Clock Mode
This bit determines the operation of the MDLC during CPU Wait mode. See 15.7.6 MDLC
WAIT MODE for more details on its use.
When set, the MDLC internal operating clocks will be stopped during CPU Wait mode.
When clear, the MDLC internal operating clocks will stay running during CPU Wait mode.
Table 15-2:
MDLC Rate Selection
Clock Frequency
R1
R0
Division
f
MDLC
f
OSC =1.048576 MHz
(f
O
P=524Khz)
0
0
1
1.048576 MHz
f
O
P=1.048576 MHz
0
1
1
1.048576 MHz
f
O
P=2.097152 MHz
1
0
2
1.048576 MHz
f
O
P=4.194304 MHz
1
1
4
1.048576 MHz
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Scheda tecnica Scarica

Go To PDF Page


Link URL



Lei ha avuto il aiuto da alldatasheet?  [ DONATE ] 

Di alldatasheet   |   Richest di pubblicita   |   contatti   |   Privacy Policy   |   Collegamento alla scheda tecnica    |   scambio Link   |   Ricerca produttore
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com