 |
Motore di ricerca datesheet componenti elettronici |
|
|
Motore di ricerca datesheet componenti elettronici |
|
HC05V7GRS/D Scheda tecnica(PDF) 156 Page - NXP Semiconductors |
|
|
|||||||||||||||||||||||||||||
HC05V7GRS/D Scheda tecnica(HTML) 156 Page - NXP Semiconductors |
|
|
156 / 170 page  SECTION 17: ELECTRICAL SPECIFICATIONS Page 142 MC68HC05V7 Specification Rev. 1.0 17.5 CONTROL TIMING (VDD = 5.0 Vdc ±10%, VSS = 0 Vdc, TA = -40°C to +85°C, unless otherwise noted) NOTES: 1. VDD = 5.0 Vdc ± 10%, VSS = 0 Vdc, TA = TL to TH 2. The 2-bit timer prescaler is the limiting factor in determining timer resolution. 3. The minimum period tILIL or tIHIH should not be less than the number of cycles it takes to execute the interrupt service routine plus 19 tCYC. 4. The minimum period tTLTL should not be less than the number of cycles it takes to execute the capture interrupt service routine plus 24 tCYC. Symbol Characteristic Min Max nS --- tosc1 OSC1 Pulse Width 90 tCYC --- tIHIH PA0-7, PC0-7 Interrupt Pulse Period note 3 nS --- tIHIL PA0-7, PC0-7 Interrupt Pulse Width High (Edge-Triggered) 120 tCYC --- tILIL IRQ Interrupt Pulse Period (See Figure 8-1) note 3 ns --- tRL RESET Pulse Width Low (See Figure 8-1) 120 tCYC TBD tILCH Stop Recovery Startup Time (Crystal Oscillator option) --- tCYC TBD tOXON Crystal Oscillator Startup Time (Crystal Oscillator option) --- nS --- tCYC Cycle Time (1 ÷ f OP) 476 MHz MHz fOP fOP Internal Operating Frequency Crystal Oscillator (fOSC ÷ 2) External Clock (fOSC ÷ 2) --- DC 2.1 2.1 Units MHz MHz 4.2 4.2 fOSC fOSC Frequency of Operation Crystal Oscillator Option External Clock Source 0.1 DC nS --- tILHI IRQ Interrupt Pulse width low (Edge-Triggered) 120 mS --- tEEPGM EEPROM Programming Time per Byte 10 mS --- tEBYT EEPROM Erase Time per Byte 10 mS --- tEBLOCK EEPROM Erase Time per Block 10 µS 10 tFPV EEPROM Programming Voltage Discharge Period µS 5.0 t RCON RC Oscillator Stabilization Time -- mS --- tEBULK EEPROM Bulk Erase Time 10 16-Bit Timer Resolution (note 2) Input Capture Pulse Width (See Figure 11-4) Input Capture Period tCYC nS tCYC tRESL tTH,tTL tTLTL 4.0 125 note 4 -- -- -- Freescale Semiconductor, Inc. For More Information On This Product, Go to: www.freescale.com |
|
Link URL |
| Lei ha avuto il aiuto da alldatasheet? [ DONATE ] |
Di alldatasheet | Richest di pubblicita | contatti | Privacy Policy | Collegamento alla scheda tecnica | scambio Link | Ricerca produttore All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Italian ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
