 |
Motore di ricerca datesheet componenti elettronici |
|
|
Motore di ricerca datesheet componenti elettronici |
|
HC05V7GRS/D Scheda tecnica(PDF) 126 Page - NXP Semiconductors |
|
|
|||||||||||||||||||||||||||||
HC05V7GRS/D Scheda tecnica(HTML) 126 Page - NXP Semiconductors |
|
|
126 / 170 page  SECTION 15: MESSAGE DATA LINK CONTROLLER Page 112 MC68HC05V7 Specification Rev. 1.0 15.5 MDLC MUX INTERFACE The MUX Interface is responsible for bit encoding/decoding and digital noise filtering between the Protocol Handler and the Physical Interface. 15.5.1 Rx DIGITAL FILTER The Receiver section of the MDLC includes a digital low pass filter to remove narrow noise pulses from the incoming message. An outline of the digital filter is shown below. Physical Interface To CPU Protocol Handler MUX Interface CPU Interface Rx/Tx Buffers To J1850 Bus MDLC Figure 15-9: MDLC Rx Digital Filter Block 4-Bit Up/Down Counter Data Latch up/down = 15 s q Filtered Rx Data Out MUX Interface Clock Input Sync dq Rx Data from Physical Interface (RxP) = 0 r Freescale Semiconductor, Inc. For More Information On This Product, Go to: www.freescale.com |
|
Link URL |
| Lei ha avuto il aiuto da alldatasheet? [ DONATE ] |
Di alldatasheet | Richest di pubblicita | contatti | Privacy Policy | Collegamento alla scheda tecnica | scambio Link | Ricerca produttore All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Italian ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
